Open Source · RISC-V · eBPF · AI Networking

Accelerating
RISC-V Networking

PacketFive builds open-source, hardware-accelerated networking silicon for Machine Learning and Artificial Intelligence workloads.

SoC_Top.v — KESTREL-V
timescale 1ns / 1ps

module SoC_Top (
    input  wire clk, resetn,
    output wire uart_tx_o,
    input  wire uart_rx_i
);

localparam DATA_WIDTH = 32;
localparam ADDR_WIDTH = 32;

KeystoneCoprocessor copro (
    .clk           (clk),
    .resetn        (resetn),
    .interrupt_out (copro_irq_w)
);

endmodule
eBPF Hardware VMs
RISC-V
Native Silicon
TEE
Enclave Security
AI/ML
HPC Networking

What We Build

High-performance, open-source networking primitives purpose-built for AI and HPC clusters.

RISC-V Acceleration

Custom RISC-V processor extensions for wire-speed packet processing, offloading the host CPU.

🔐

Trusted eBPF

TEE-enclave-secured eBPF logic running in hardware VMs — programmable, attestable, fast.

🧠

AI/HPC Networking

Fabric-aware networking optimised for CUDA and ROCm GPU clusters, RDMA, and MPI workloads.

🔗

Open Source First

All core tooling and reference implementations released on GitHub under permissive licences.

📡

HiCAIN Platform

High-performance Computing, AI and Networking platform — compatibility intelligence for HPC stacks.

Visit HiCAIN.io ↗
🏭

Ireland R&D Lab

Headquartered in Sandyford, Dublin — Irish-registered company building deep-tech silicon.

Learn more →

Ready to accelerate your AI networking?

Talk to us about KESTREL-V, HiCAIN, or custom R&D engagements.

Get in Touch View on GitHub ↗